View MAX9217ETM_1274234.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

19-3558; Rev 2; 10/05
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer
General Description
The MAX9217 digital video parallel-to-serial converter serializes 27 bits of parallel data into a serial data stream. Eighteen bits of video data and 9 bits of control data are encoded and multiplexed onto the serial interface, reducing the serial data rate. The data enable input determines when the video or control data is serialized. The MAX9217 pairs with the MAX9218 deserializer to form a complete digital video serial link. Interconnect can be controlled-impedance PC board traces or twistedpair cable. Proprietary data encoding reduces EMI and provides DC balance. DC balance allows AC-coupling, providing isolation between the transmitting and receiving ends of the interface. The LVDS output is internally terminated with 100. ESD tolerance is specified for ISO 10605 with 10kV contact discharge and 30kV air discharge. The MAX9217 operates from a +3.3V core supply and features a separate input supply for interfacing to 1.8V to 3.3V logic levels. This device is available in 48-lead Thin QFN and TQFP packages and is specified from -40C to +85C.
Features
o Proprietary Data Encoding for DC Balance and Reduced EMI o Control Data Sent During Video Blanking o Five Control Data Inputs Are Single-Bit-Error Tolerant o Programmable Phase-Shifted LVDS Signaling Reduces EMI o Output Common-Mode Filter Reduces EMI o Greater than 10m STP Cable Drive o Wide 2% Reference Clock Tolerance o ISO 10605 ESD Protection o Separate Input Supply Allows Interface to 1.8V to 3.3V Logic o +3.3V Core Supply o Space-Saving Thin QFN and TQFP Packages o -40C to +85C Operating Temperature
MAX9217
Ordering Information
PART MAX9217ECM MAX9217ETM TEMP RANGE PINPACKAGE PKG CODE C48-5 T4866-1
Applications
Navigation System Display In-Vehicle Entertainment System Video Camera LCD Displays
-40C to +85C 48 TQFP -40C to +85C 48 Thin QFN-EP*
*EP = Exposed pad.
Pin Configurations
GND RGB_IN9 RGB_IN8 RGB_IN7 RGB_IN6 RGB_IN5 RGB_IN4 RGB_IN3 RGB_IN2 RGB_IN1 RGB_IN0 VCC GND
48 47 46 45 44 43 42 41 40 39 38 36 35 34 33 32 31
TOP VIEW
48
47
46
45
44
43
42
41
40
39
38
RGB_IN9 RGB_IN8 RGB_IN7 RGB_IN6 RGB_IN5 RGB_IN4 RGB_IN3 RGB_IN2 RGB_IN1 RGB_IN0 VCC
37
GND VCCIN RGB_IN10 RGB_IN11 RGB_IN12 RGB_IN13 RGB_IN14 RGB_IN15 RGB_IN16 RGB_IN17 CNTL_IN0 CNTL_IN1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
RNG0 RNG1 VCCLVDS OUT+ OUTLVDS GND LVDS GND CMF PWRDWN VCCPLL PLL GND MOD1
37
GND VCCIN RGB_IN10 RGB_IN11 RGB_IN12 RGB_IN13 RGB_IN14 RGB_IN15 RGB_IN16 RGB_IN17 CNTL_IN0 CNTL_IN1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
36 35 34 33 32 31
RNG0 RNG1 VCCLVDS OUT+ OUTLVDS GND LVDS GND CMF PWRDWN VCCPLL PLL GND MOD1
MAX9217
30 29 28 27 26 25
MAX9217
30 29 28 27 26 25
GND VCC CNTL_IN2 CNTL_IN3 CNTL_IN4 CNTL_IN5 CNTL_IN6 CNTL_IN7 CNTL_IN8 DE_IN PCLK_IN MOD0
TQFP
________________________________________________________________ Maxim Integrated Products
GND VCC CNTL_IN2 CNTL_IN3 CNTL_IN4 CNTL_IN5 CNTL_IN6 CNTL_IN7 CNTL_IN8 DE_IN PCLK_IN MOD0
THIN QFN-EP
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
ABSOLUTE MAXIMUM RATINGS
VCC_ to _GND........................................................-0.5V to +4.0V Any Ground to Any Ground...................................-0.5V to +0.5V OUT+, OUT- to LVDS GND ...................................-0.5V to +4.0V OUT+, OUT- Short Circuit to LVDS GND or VCCLVDS .............................................................Continuous OUT+, OUT- Short Through 0.125F (or smaller), 25V Series Capacitor..........................................-0.5V to +16V RGB_IN[17:0], CNTL_IN[8:0], DE_IN, RNG0, RNG1, MOD0, MOD1, PCLK_IN, PWRDWN, CMF to GND......................-0.5V to (VCCIN + 0.5V) Continuous Power Dissipation (TA = +70C) 48-Lead TQFP (derate 20.8mW/C above +70C) ....1667mW 48-Lead Thin QFN (derate 37mW/C above +70C) .2963mW ESD Protection Human Body Model (RD = 1.5k, CS = 100pF) All Pins to GND.................................................................2kV ISO 10605 (RD = 2k, CS = 330pF) Contact Discharge (OUT+, OUT-) to GND.....................10kV Air Discharge (OUT+, OUT-) to GND.............................30kV Storage Temperature Range .............................-65C to +150C Junction Temperature ......................................................+150C Lead Temperature (soldering, 10s) .................................+300C
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(VCC_ = +3.0V to +3.6V, RL = 100 1%, PWRDWN = high, TA = -40C to +85C, unless otherwise noted. Typical values are at VCC_ = +3.3V, TA = +25C.) (Notes 1, 2)
PARAMETER SYMBOL CONDITIONS VCCIN = 1.71V to <3V VCCIN = 1.71V to <3V VIN = -0.3V to (VCCIN + 0.3V), VCCIN = 1.71V to 3.6V, PWRDWN = high or low ICL = -18mA Figure 1 Figure 1 Figure 1 Figure 1 VOUT+ or VOUT- = 0 or 3.6V VOD = 0 PWRDWN = low or VCC_ = 0 OUT+ = 0, OUT- = 3.6V OUT+ = 3.6V, OUT- = 0 -15 8 5.5 1.125 1.29 250 335 MIN 0.65VCCIN 2 -0.3 -0.3 -70 TYP MAX VCCIN + 0.3 VCCIN + 0.3 0.3VCCIN +0.8 +70 -1.5 450 20 1.375 20 +15 15 UNITS
SINGLE-ENDED INPUTS (RGB_IN[17:0], CNTL_IN[8:0], DE_IN, PCLK_IN, PWRDWN, RNG_, MOD_) High-Level Input Voltage Low-Level Input Voltage VIH VIL V V
Input Current Input Clamp Voltage LVDS OUTPUTS (OUT+, OUT-) Differential Output Voltage Change in VOD Between Complementary Output States Common-Mode Voltage Change in VOS Between Complementary Output States Output Short-Circuit Current Magnitude of Differential Output Short-Circuit Current
IIN VCL VOD VOD VOS VOS IOS IOSD
A V mV mV V mV mA mA
Output High-Impedance Current
IOZ
-1
+1
A
2
_______________________________________________________________________________________
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer
DC ELECTRICAL CHARACTERISTICS (continued)
(VCC_ = +3.0V to +3.6V, RL = 100 1%, PWRDWN = high, TA = -40C to +85C, unless otherwise noted. Typical values are at VCC_ = +3.3V, TA = +25C.) (Notes 1, 2)
PARAMETER Differential Output Resistance SYMBOL RO RL = 100 1%, CL = 5pF, continuous 10 transition words, modulation off (Note 3) 3MHz 5MHz 10MHz 20MHz 35MHz CONDITIONS MIN 78 TYP 110 15 18 23 33 50 MAX 147 25 25 28 39 70 50 A mA UNITS
MAX9217
Worst-Case Supply Current
ICCW
Power-Down Supply Current
ICCZ
AC ELECTRICAL CHARACTERISTICS
(VCC_ = +3.0V to +3.6V, RL = 100 1%, CL = 5pF, PWRDWN = high, TA = -40C to +85C, unless otherwise noted. Typical values are at VCC_ = +3.3V, TA = +25C.) (Note 4)
PARAMETER PCLK_IN TIMING REQUIREMENTS Clock Period Clock Frequency Clock Frequency Difference from Deserializer Reference Clock Clock Duty Cycle Clock Transition Time SWITCHING CHARACTERISTICS Output Rise Time Output Fall Time Input Setup Time Input Hold Time Serializer Delay PLL Lock Time Power-Down Delay tRISE tFALL tSET tHOLD tSD tLOCK tPD 20% to 80%, VOD 250mV, modulation off, Figure 3 80% to 20%, VOD 250mV, modulation off, Figure 3 Figure 4 Figure 4 Figure 5 Figure 6 Figure 7 3 3 3.15 x tT 3.2 x tT 16385 x tT 1 215 206 350 350 ps ps ns ns ns ns s tT fCLK fCLK DC tR, tF tHIGH/tT or tLOW/tT, Figure 2 Figure 2 Figure 2 28.57 3 -2 35 50 333.00 35 +2 65 2.5 ns MHz % % ns SYMBOL CONDITIONS MIN TYP MAX UNITS
_______________________________________________________________________________________
3
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
AC ELECTRICAL CHARACTERISTICS (continued)
(VCC_ = +3.0V to +3.6V, RL = 100 1%, CL = 5pF, PWRDWN = high, TA = -40C to +85C, unless otherwise noted. Typical values are at VCC_ = +3.3V, TA = +25C.) (Note 4)
PARAMETER Peak-to-Peak Output Offset Voltage SYMBOL CONDITIONS 700Mbps data rate, CMF open, Figure 8 VOSp-p 700Mbps data rate, CMF 0.1F to ground, Figure 8 MIN TYP 22 12 MAX 70 mV 50 UNITS
Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except VOD, VOD, and VOS. Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at TA = +25C. Note 3: All LVTTL/LVCMOS inputs, except PWRDWN at 0.3V or VCCIN - 0.3V. PWRDWN is 0.3V. Note 4: AC parameters are guaranteed by design and characterization and are not production tested. Limits are set at 6 sigma.
Typical Operating Characteristics
(TA = +25C, VCC_ = +3.3V, RL = 100, modulation off, unless otherwise noted.)
WORST-CASE PATTERN SUPPLY CURRENT vs. FREQUENCY
MAX9217 toc01
60 50 SUPPLY CURRENT (mA) 40 30 20 10 0 3 7 11 15 19 23 27 31
35
FREQUENCY (MHz)
4
_______________________________________________________________________________________
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer
Pin Description
PIN 1, 13, 37 2 3-10, 39-48 11, 12, 15-21 14, 38 NAME GND VCCIN FUNCTION Input Buffer Supply and Digital Supply Ground Input Buffer Supply Voltage. Bypass to GND with 0.1F and 0.001F capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin. LVTTL/LVCMOS Red, Green, and Blue Digital Video Data Inputs. Eighteen data bits are loaded into the input latch on the rising edge of PCLK_IN when DE_IN is high. Internally pulled down to GND. LVTTL/LVCMOS Control Data Inputs. Control data are latched on the rising edge of PCLK_IN when DE_IN is low. Internally pulled down to GND. Digital Supply Voltage. Bypass to GND with 0.1F and 0.001F capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin. LVTTL/LVCMOS Data Enable Input. Logic-high selects RGB_IN[17:0] to be latched. Logic-low selects CNTL_IN[8:0] to be latched. DE_IN must be switching for proper operation. Internally pulled down to GND. LVTTL/LVCMOS Parallel Clock Input. Latches data and control inputs and provides the PLL reference clock. Internally pulled down to GND. LVTTL/LVCMOS Modulation Rate Input. Selects the phase-modulation step size. Internally pulled down to GND. LVTTL/LVCMOS Modulation Rate Input. Selects the phase-modulation step size. Internally pulled down to GND. PLL Supply Ground PLL Supply Voltage. Bypass to PLL GND with 0.1F and 0.001F capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin. LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND. Common-Mode Filter. Optionally connect a capacitor between CMF and ground to filter common-mode switching noise. LVDS Supply Ground Inverting LVDS Serial Data Output Noninverting LVDS Serial Data Output LVDS Supply Voltage. Bypass to LVDS GND with 0.1F and 0.001F capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin. LVTTL/LVCMOS Frequency Range Select Input. Set to the frequency range that includes the PCLK_IN frequency as shown in Table 3. Internally pulled down to GND. LVTTL/LVCMOS Frequency Range Select Input. Set to the frequency range that includes the PCLK_IN frequency as shown in Table 3. Internally pulled down to GND. Exposed Pad (Thin QFN Package Only). Connect Thin QFN exposed pad to PC board GND.
MAX9217
RGB_IN[17:0]
CNTL_IN[8:0] VCC
22
DE_IN
23 24 25 26 27 28 29 30, 31 32 33 34 35 36 EP
PCLK_IN MOD0 MOD1 PLL GND VCCPLL PWRDWN CMF LVDS GND OUTOUT+ VCCLVDS RNG1 RNG0 GND
_______________________________________________________________________________________
5
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
Functional Diagram
RGB_IN CNTL_IN DE_IN
1 INPUT LATCH 0
DC BALANCE/ ENCODE
OUT+ PAR-TO-SER OUTCMF
PCLK_IN RNG0 RNG1
MOD0 PLL TIMING AND CONTROL MOD1
PWRDWN
MAX9217
OUT+
RL / 2
VOD OUTRL / 2 GND ((OUT+) + (OUT-)) / 2 OUTVOS(-) OUT+ VOS = |VOS(+) - VOS(-)| VOS(+) VOS(-) VOS
VOD(+) VOD = 0V VOD(-) (OUT+) - (OUT-) VOD = |VOD(+) - VOD(-)| VOD(-)
Figure 1. LVDS DC Output Load and Parameters
6
_______________________________________________________________________________________
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
tT
VIHmin PCLK_IN tHIGH VILmax tF tR tLOW
Figure 2. Parallel Clock Requirements
OUT+ RL OUTCL CL
80%
80%
20% (OUT+) - (OUT-) tRISE tFALL
20%
Figure 3. Output Rise and Fall Times
PCLK_IN VILmax
VIHmin
tSET RGB_IN[17:0] VIHmin CNTL_IN[8:0] VILmax DE_IN
tHOLD
VIHmin VILmax
Figure 4. Synchronous Input Timing _______________________________________________________________________________________ 7
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
EXPANDED TIME SCALE
RGB_IN CNTL_IN
N
N+1
N+2
N+3
N+4
PCLK_IN
N-1 OUT_
N
tSD
BIT 0
BIT 19
Figure 5. Serializer Delay
PWRDWN
VILmax tLOCK
(OUT+) - (OUT-)
HIGH-Z
VOD = 0V
PCLK_IN
Figure 6. PLL Lock Time
PWRDWN VILmax tPD (OUT+) - (OUT-) HIGH-Z
PCLK_IN
Figure 7. Power-Down Delay 8 _______________________________________________________________________________________
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
OUT-
OUT+
((OUT+) + (OUT-)) / 2
VOS(P-P)
VOS(P-P)
Figure 8. Peak-to-Peak Output Offset Voltage
Detailed Description
The MAX9217 DC-balanced serializer operates at a parallel clock frequency of 3MHz to 35MHz, serializing 18 bits of parallel video data RGB_IN[17:0] when the data enable input DE_IN is high, or 9 bits of parallel control data CNTL_IN[8:0] when DE_IN is low. The RGB video input data are encoded using 2 overhead bits, EN0 and EN1, resulting in a serial word length of 20 bits (Table 1). Control inputs are mapped to 19 bits and encoded with 1 overhead bit, EN0, also resulting in a 20-bit serial word. Encoding reduces EMI and main-
tains DC balance across the serial cable. Two transition words, which contain a unique bit sequence, are inserted at the transition boundaries of video-to-control and control-to-video phases. Control data inputs C0 to C4 are mapped to 3 bits each in the serial control word (Table 2). At the deserializer, 2 or 3 bits at the same state determine the state of the recovered bit, providing single bit-error tolerance for C0 to C4. Control data that may be visible if an error occurs, such as VSYNC and HSYNC, can be connected to these inputs. Control data inputs C5 to C8 are mapped to 1 bit each.
Table 1. Serial Video Phase Word Format
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 S13 16 S14 17 S15 18 S16 19 S17 EN0 EN1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 Bit 0 is the LSB and is serialized first. EN[1:0] are encoding bits. S[17:0] are encoded symbols.
Table 2. Serial Control Phase Word Format
0 EN0 1 C0 2 C0 3 C0 4 C1 5 C1 6 C1 7 C2 8 C2 9 C2 10 C3 11 C3 12 C3 13 C4 14 C4 15 C4 16 C5 17 C6 18 C7 19 C8
Bit 0 is the LSB and is serialized first. C[8:0] are the control inputs.
_______________________________________________________________________________________
9
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
CONTROL PHASE TRANSITION PHASE VIDEO PHASE TRANSITION PHASE CONTROL PHASE
PCLK_IN
CNTL_IN
DE_IN
RGB_IN
= NOT SAMPLED BY PCLK_IN
Figure 9. Transition Timing
Transition Timing
The transition words require interconnect bandwidth and displace control data. Therefore, control data is not sampled (see Figure 9): * Two clock cycles before DE_IN goes high. * During the video phase. * Two clock cycles after DE_IN goes low. The last sampled control data are latched at the deserializer control data outputs during the transition and video phases. Video data are latched at the deserializer RGB data outputs during the transition and control phases.
Figure 10 shows an AC-coupled serializer and deserializer with two capacitors per link, and Figure 11 is the AC-coupled serializer and deserializer with four capacitors per link.
Selection of AC-Coupling Capacitors
See Figure 12 for calculating the capacitor values for AC-coupling, depending on the parallel clock frequency. The plot shows capacitor values for two- and fourcapacitor-per-link systems. For applications using less than 18MHz clock frequency, use 0.125F capacitors.
Frequency-Range Setting RNG[1:0]
The RNG[1:0] inputs select the operating frequency range of the MAX9217 serializer. An external clock within this range is required for operation. Table 3 shows the selectable frequency ranges and corresponding data rates for the MAX9217.
Applications Information
AC-Coupling Benefits
AC-coupling increases the common-mode voltage to the voltage rating of the capacitor. Two capacitors are sufficient for isolation, but four capacitors--two at the serializer output and two at the deserializer input--provide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and common-mode noise. The MAX9217 serializer can also be DC-coupled to the MAX9218 deserializer.
10
______________________________________________________________________________________
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
VCC 130 DC BALANCE/ ENCODE INPUT LATCH * PAR-TO-SER OUT * 82 82 IN RGB_IN CNTL_IN DE_IN 130 DC BALANCE/ DECODE SER-TO-PAR 1 0
1 0
R/F OUTEN RGB_OUT CNTL_OUT DE_OUT
CMF
RNG0 PCLK_IN RNG0 RNG1 PWRDWN PLL TIMING AND CONTROL MOD0 MOD1 RNG1
PCLK_OUT PLL REF_IN TIMING AND CONTROL PWRDWN LOCK
MAX9217
MAX9218
CERAMIC RF SURFACE-MOUNT CAPACITOR *CAPACITORS CAN BE AT EITHER END.
100 DIFFERENTIAL STP CABLE
Figure 10. AC-Coupled Serializer and Deserializer with Two Capacitors per Link
VCC 130 DC BALANCE/ ENCODE INPUT LATCH PAR-TO-SER RGB_IN CNTL_IN DE_IN 1 0 130 DC BALANCE/ DECODE SER-TO-PAR 1 0
R/F OUTEN RGB_OUT CNTL_OUT DE_OUT
OUT 82 82
IN
CMF
RNG0 PCLK_IN RNG0 RNG1 PWRDWN PLL TIMING AND CONTROL MOD0 MOD1 RNG1
PCLK_OUT PLL REF_IN TIMING AND CONTROL PWRDWN LOCK
MAX9217
MAX9218
CERAMIC RF SURFACE-MOUNT CAPACITOR
100 DIFFERENTIAL STP CABLE
Figure 11. AC-Coupled Serializer and Deserializer with Four Capacitors per Link
______________________________________________________________________________________
11
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
AC-COUPLING CAPACITOR VALUE vs. PARALLEL CLOCK FREQUENCY
125 CAPACITOR VALUE (nF) 110 95 80 65 50 35 20 18 21 24 27 30 33 36 PARALLEL CLOCK FREQUENCY (MHz) TWO CAPACITORS PER LINK FOUR CAPACITORS PER LINK
MAX9217 fig12
Table 3. Parallel Clock Frequency Range Select
RNG1 0 0 1 1 RNG0 0 1 0 1 PARALLEL CLOCK (MHz) 3 to 5 5 to10 10 to 20 20 to 35 SERIAL DATA RATE (Mbps) 60 to 100 100 to 200 200 to 400 400 to 700
140
Table 4. Modulation Rate Function Table
MOD1 0 0 1 1 MOD0 0 1 0 1 SIMULATED PEAK POWER REDUCTION (dB) 0 (off) 2.5 4.5 (reserved)
Figure 12. AC-Coupling Capacitor Values vs. Clock Frequency of 18MHz to 35MHz
Phase-Modulation Setting MOD[1:0]
The serial output edges can be phase shifted (modulated) to reduce EMI. Table 4 shows the available settings for phase modulation. Two shift amplitudes are available. The parallel clock frequency should be 10MHz or higher for the highest amplitude (MOD1 = 1, MOD0 = 0).
OUT+ RO / 2 CMF RO / 2 OUTCCMF
Termination
The MAX9217 has an integrated 100 output-termination resistor. This resistor damps reflections from induced noise and mismatches between the transmission line impedance and termination resistors at the deserializer input. With PWRDWN = low or with the supply off, the output termination is switched out and the LVDS output is high impedance.
Common-Mode Filter
The integrated 100 output termination is made up of two 50 resistors in series. The junction of the resistors is connected to the CMF pin for connecting an optional common-mode filter capacitor. Connect the filter capacitor to ground close to the MAX9217 as shown in Figure 13. The capacitor shunts common-mode switching current to ground to reduce EMI.
Figure 13. Common-Mode Filter Capacitor Connection
12
______________________________________________________________________________________
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer
Power-Down and Power-Off
Driving PWRDWN low stops the PLL, switches out the integrated 100 output termination, and puts the output in high impedance to ground and differentially. With PWRDWN 0.3V and all LVTTL/LVCMOS inputs 0.3V or VCCIN - 0.3V, supply current is reduced to 50A or less. Driving PWRDWN high starts PLL lock to PCLK_IN and switches in the 100 output termination resistor. The LVDS output is not driven until the PLL locks. The LVDS output is high impedance to ground and 100 differential. The 100 integrated termination pulls OUT+ and OUT- together while the PLL is locking so that VOD = 0V. If VCC = 0, the output resistor is switched out and the LVDS outputs are high impedance to ground and differentially.
Power-Supply Circuits and Bypassing
The MAX9217 has isolated on-chip power domains. The digital core supply (VCC) and single-ended input supply (VCCIN) are isolated but have a common ground (GND). The PLL has separate power and ground (VCCPLL and VCCPLL GND) and the LVDS input also has separate power and ground (VCCLVDS and VCCLVDS GND). The grounds are isolated by diode connections. Bypass each VCC, VCCIN, VCCPLL, and VCCLVDS pin with high-frequency, surface-mount ceramic 0.1F and 0.001F capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
MAX9217
LVDS Output
The LVDS output is a current source. The voltage swing is proportional to the termination resistance. The output is rated for a differential load of 100 1%.
PLL Lock Time
The PLL lock time is set by an internal counter. The lock time is 16,385 PCLK_IN cycles. Power and clock should be stable to meet the lock-time specification.
Cables and Connectors
Interconnect for LVDS typically has a differential impedance of 100. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.
Input Buffer Supply
The single-ended inputs (RGB_IN[17:0], CNTL_IN[8:0], DE_IN, RNG0, RNG1, MOD0, MOD1, PCLK_IN, and PWRDWN) are powered from V CCIN. V CCIN can be connected to a 1.71V to 3.6V supply, allowing logic inputs with a nominal swing of VCCIN. If no power is applied to VCCIN when power is applied to VCC, the inputs are disabled and PWRDWN is internally driven low, putting the device in the power-down state.
______________________________________________________________________________________
13
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
Board Layout
Separate the LVTTL/LVCMOS inputs and LVDS output to prevent crosstalk. A four-layer PC board with separate layers for power, ground, and signals is recommended.
ESD Protection
The MAX9217 ESD tolerance is rated for Human Body Model and ISO 10605. ISO 10605 specifies ESD tolerance for electronic systems. The Human Body Model discharge components are C S = 100pF and R D = 1.5k (Figure 14). The ISO 10605 discharge components are CS = 330pF and RD = 2k (Figure 15).
1M CHARGE-CURRENTLIMIT RESISTOR HIGHVOLTAGE DC SOURCE CS 100pF
RD 1.5k DISCHARGE RESISTANCE STORAGE CAPACITOR DEVICE UNDER TEST HIGHVOLTAGE DC SOURCE
50 TO 100 CHARGE-CURRENTLIMIT RESISTOR CS 330pF
RD 2k DISCHARGE RESISTANCE STORAGE CAPACITOR DEVICE UNDER TEST
Figure 14. Human Body ESD Test Circuit
Figure 15. ISO 10605 Contact-Discharge ESD Test Circuit
Chip Information
TRANSISTOR COUNT: 16,608 PROCESS: CMOS
14
______________________________________________________________________________________
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
32L/48L,TQFP.EPS
MAX9217
PACKAGE OUTLINE, 32/48L TQFP, 7x7x1.4mm
21-0054
E
1 2
PACKAGE OUTLINE, 32/48L TQFP, 7x7x1.4mm
21-0054
E
2 2
______________________________________________________________________________________
15
27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer MAX9217
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
48L THIN QFN.EPS
PACKAGE OUTLINE, 48L THIN QFN 6x6x0.8mm BODY / 0.4mm LEAD PITCH
21-0160
A
1 2
NOTE : 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES. 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm. 3. WARPAGE SHALL NOT EXCEED 0.10 mm. 4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC. (S) 5. REFER TO JEDEC MO-220. 6. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. 7. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
COMMON DIMENSIONS
SYMBOLS
EXPOSED PAD VARIATONS MAX.
0.800 0.050
PKG. CODE
MIN.
0.700 0.000
NOM.
0.750 -- -0.200 REF.
D2
MIN. 4.20 NOM. 4.30 MAX. 4.40 MIN. 4.20
E2
NOM. 4.30 MAX. 4.40
A A1 A2 b D e E k k1 L L1 N ND NE
T4866-1
0.150 5.900
0.200 6.000 0.400 TYP.
0.250 6.100
5.900 0.250 0.350 0.400 0.300
6.000 0.350 0.450 0.500 0.400 48 12 12
6.050 0.450 0.550 0.600 0.500
PACKAGE OUTLINE, 48L THIN QFN 6x6x0.8mm BODY / 0.4mm LEAD PITCH
21-0160
A
2 2
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
16 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 2005 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products, Inc.

▲Up To Search▲

Price & Availability of MAX9217ETM

	To Download MAX9217ETM Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .